

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

<REV>

<ECN>

<ECO\_DESCRIPTION>

<ECODATE>

SCHEM, WHITE\_ARROW, MLB, K18

02/01/10

Page

Contents

Sync

1

Table of Contents

MASTER

2

System Block Diagram

K17\_REF

3

Power Block Diagram

K17\_REF

4

Revision History

MASTER

5

BOM Configuration

K17\_REF

6

Functional / ICT Test

MASTER

7

Power Aliases

MASTER

8

Signal Aliases

K17\_REF

9

CPU DMI/PEG/FDI/RSVD

K17\_REF

10

CPU Clock/Misc/JTAG

K17\_REF

11

CPU DDR3 Interfaces

K17\_REF

12

CPU Power (1 of 2)

K17\_REF

13

CPU Power (2 of 2)

K17\_REF

14

CPU Grounds

K17\_REF

15

CPU Non-GFX Decoupling (1 of 2)

K17\_REF

16

CPU Non-GFX Decoupling (2 of 2)

K17\_REF

17

PCH SATA/PCIE/CLK/LPC/SPI

K17\_REF

18

PCH DMI/FDI/Graphics

K17\_REF

19

PCH PCI/FlashCache/USB

K18\_MLB

20

PCH MISC

K17\_REF

21

PCH Power

K17\_REF

22

PCH Grounds

K17\_REF

23

PCH Non-GFX Decoupling

K17\_REF

24

CPU/PCH GFX Decoupling

K17\_REF

25

eXtended Debug Port (XDP)

K17\_REF

26

Clock (CK505)

K17\_MLB

27

Chipset Support

K17\_REF

28

DDR3 SO-DIMM Connector A

MASTER

29

DDR3 Byte/Bit Swaps

MASTER

30

DDR3 SO-DIMM Connector B

MASTER

31

CPU Memory S3 Support

K17\_REF

32

FSB/DDR3/FRAMBUF Vref Margining

K17\_REF

33

X16/ALS/CAMERA CONNECTOR

K18\_COMMS

34

SecureDigital Card Reader

T27\_REF

35

USB HUB 1

K18\_MLB

36

USB HUB 2

K23F

37

Ethernet PHY (Caesar II/IV)

T27\_REF

38

Ethernet Connector

K17\_REF

39

FireWire LLC/PHY (FW643)

K19\_MLB

40

FireWire Port Power

K19\_MLB

41

FireWire Ports

K19\_MLB

42

SATA Connectors

T27\_REF

43

External USB Connectors

K17\_REF

44

Front Flex Support

K19\_MLB

45

SMC

K17\_REF

Page

Contents

Sync

46

SMC Support

K18\_SENSORS

47

LPC+SPI Debug Connector

K17\_MLB

48

K18 SMBus Connections

K18\_SENSORS

49

Current & Voltage Sensing

K18\_SENSORS

50

Current Sensing

K18\_SENSORS

51

Thermal Sensors

K18\_SENSORS

52

Fan Connectors

K19\_MLB

53

WELLSPRING 1

K19\_MLB

54

WELLSPRING 2

K19\_MLB

55

Sudden Motion Sensor (SMS)

K19\_MLB

56

DEBUG SENSORS AND ADC

K18\_SENSORS

57

SPI ROM

K17\_REF

58

AUDIO: CODEC/REGULATOR

K18\_AUDIO

59

AUDIO: LINE INPUT FILTER

K18\_AUDIO

60

AUDIO: HEADPHONE FILTER

K18\_AUDIO

61

AUDIO: SPEAKER AMP

K18\_AUDIO

62

AUDIO: JACKS

K18\_AUDIO

63

AUDIO: JACK TRANSLATORS

K18\_AUDIO

64

DC-In & Battery Connectors

K18\_POWER

65

PBus Supply & Battery Charger

K18\_POWER

66

5V / 3.3V Power Supply

K18\_POWER

67

1.5V DDR3 Supply

K18\_POWER

68

CPU IMVP VCore Regulator

K18\_POWER

69

GFX IMVP VCore Regulator

K18\_POWER

70

CPUVTT (1.05V) Power Supply

K18\_POWER

71

Misc Power Supplies

K18\_POWER

72

Power FETs

K18\_POWER

73

Power Control

K17\_REF

74

NV GT216 PCI-E

K17\_REF

75

NV GT216 CORE/FB POWER

K17\_REF

76

NV GT216 FRAME BUFFER I/F

K17\_REF

77

GDDR3 Frame Buffer A (Top)

K17\_REF

78

GDDR3 Frame Buffer B (Top)

K17\_REF

79

NV GT216 GPIO/MIO/MISC

K17\_REF

80

GT216 GPIOs & STRAPS

K17\_REF

81

NV GT216 VIDEO INTERFACES

K17\_REF

82

GPU (GT216) CORE SUPPLY

K18\_POWER

83

LVDS Display Connector

K19\_MLB

84

Muxed Graphics Support

K17\_REF

85

DisplayPort Connector

K17\_REF

86

1V8 / 1V55 FB Power Supply

K18\_POWER

87

Graphics MUX (GMUX)

K17\_REF

88

LCD BACKLIGHT DRIVER

K18\_BKLT

89

LCD Backlight Support

K19\_MLB

90

Misc Power Supplies

K18\_POWER

Page

Contents

Sync

91

CPU Constraints

K17\_REF

92

Memory Constraints

K17\_REF

93

PCH Constraints 1

K17\_REF

94

PCH Constraints 2

K17\_REF

95

Ethernet Constraints

K17\_REF

96

FireWire Constraints

K17\_REF

97

SMC Constraints

K17\_REF

98

GPU (GT216) CONSTRAINTS

K17\_REF

99

Project Specific Constraints

K17\_REF

100

PCB Rule Definitions

K17\_REF

101

BluRay Decrypter Card Connector

K17\_REF

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8504	1	SCHEM, WHITE_ARROW, MLB, K18	SCH	CRITICAL	
820-2850	1	PCBF, WHITE_ARROW, MLB, K18	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST\_MODIFIED=Mon Feb 1 10:13:48 2010

DRAWING TITLE

SCHEM, WHITE\_ARROW, MLB, K18

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

DATE

02/01/10

SIZE

D

8

7

6


5

4


3

2

1







8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0952	PCBA, 2.0G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_DCJ7
639-0953	PCBA, 2.0G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_DCJ8
639-0954	PCBA, 2.13G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJ9
639-0955	PCBA, 2.13G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJC
639-0956	PCBA, 2.4G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJD
639-0957	PCBA, 2.4G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJF
085-1404	K18 DEVELOPMENT BOM	

## K18 BOM GROUPS

BOM_GROUP	BOM_OPTIONS
K18_COMMON	ALTERNATE,COMMON,K18_COMMON1,K18_COMMON2,K18_PROGPARTS,USBHUB_2061,RDRV:8515A2,DCI
K18_COMMON1	BATT_3S,BCMS764M,GL137,CPUP0C_IMAX_40_50,CPUMEM_S0,SMC_EXCARD_NOT,SMC_DEBUG_YES,HUB1_2NONREM,HUB2_3NONREM
K18_COMMON2	GMUXPLL_3V3,GPU_SS_INT,MIKEY,GPUVID_0P90V,DPMUX_EN_PLD,DP_CA_DET_EG_PLD,DP_ESD,VFRQ_SLFS3,SMC_OSC_YES,RAIL_MON
K18_PVT	BMON_PROD,VREFMRGN_NOT,XDP,XDP_NORMAL,XDP_CPU_BPM
K18_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG, FB1V55
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX, FB1V55
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG, FB1V35
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX, FB1V35

## Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJ7]	CRITICAL	EEEE_DCJ7
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJ8]	CRITICAL	EEEE_DCJ8
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJ9]	CRITICAL	EEEE_DCJ9
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJC]	CRITICAL	EEEE_DCJC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJD]	CRITICAL	EEEE_DCJD
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DCJF]	CRITICAL	EEEE_DCJF

## Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3848	1	ARD,SLBPE,FRQ,2.66G,35W,C2,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3847	1	ARD,SLBPF,FRQ,2.53G,35W,C2,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3846	1	ARD,SLBNA,FRQ,2.4G,35W,C2,4M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3849	1	IC,PCH,IBEX PEAK-M,SLGZS,FRQ,B3,BGA	U1800	CRITICAL	
337S3839	1	IC,QPU,NV GT216 LP++,969BGA,40NM,A03	U8000	CRITICAL	
343S0493	1	IC,ASIC,BCM5764M,ENET CONTROLLER,8x8,64 QFN	U3900	CRITICAL	BCM5764M
341S2731	1	IC,1MBIT,SPI FLASH,K17/K18	U3990	CRITICAL	
338S0753	1	IC,FW643-E2,1394B PHY/ONKEY LINK/PCI-E,12	U4100	CRITICAL	
338S0563	1	IC,SMC,HS8/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK
341T0233	1	IC,SMC,K18	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SF1,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2562	1	IC,BFI ROM,DEVELOPMENT,K18	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCORE II, CY7C63833-LFXC	U4800	CRITICAL	
341S2616	1	IC,PSOC +W/USB,56PIN,MLF,K18	U5701	CRITICAL	TPAD_PROG
336S0025	1	IC,XP2-5,HF,CPLD,BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2566	1	IC,CPLD,LATTICE,132CSBGA,K18	U9600	CRITICAL	GMUX_PROG
333S0507	4	IC,SGRAM,GDDR3,16MX32,1000MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC,SDRAM,GDDR3,16MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_HYNIX
333S0533	4	IC,SGRAM,GDDR3,32MX32,1000MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG
333S0535	4	IC,SDRAM,GDDR3,32MX32,1000MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_HYNIX

## Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1404	1	K18 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM


## Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYRTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
333S0506	333S0535		ALL	Hynix 950M alt to 1000M
516S0805	516S0806		ALL	Moalex alt to Foxconn
152S1102	152S1088		ALL	Mag layer alt to Vishay
353S2805	353S2603		ALL	Fairchild wafer option
333S0542	333S0507		ALL	Samsung 1 die alt to H
128S0264	128S0257		ALL	Sanyo alt to Kemet
128S0303	128S0282		ALL	Panasonic alt to Sanyo
337S3808	337S3839		ALL	A02 alt to A03 GPU
128S0305	128S0294		ALL	6.3V alt to 11V Sanyo














SYNC MASTER=K17 REF		SYNC DATE=06/11/2009	
PAGE TITLE			
Signal Aliases		drawing	
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		DATE	
		06/11/2009	
		DESIGNER	
		06/11/2009	






CFG0: PCIe Configuration Select 1 = Single PEG 0 = Bifurcation Enabled  
CFG3: PCIe Lane Reversal 1 = Normal Operation 0 = Lanes Reversed  
CFG4: Display Port Presence 1 = eDP Disabled 0 = Embedded Display Port Enabled

WF: RSVD nets with arrows have offpage marks on CRB schematic.  
WF: RSVD nets with red wires have 0-ohm resistors to GND in CRB schematic.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU DMI / PEG / FDI / RSVD			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	11 OF 132
II NOT TO REPRODUCE OR COPY IT		DATE	06/15/2009
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		REV	1
IV ALL RIGHTS RESERVED			





SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

CPU Clock/Misc/JTAG

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


11 OF 132


FIGURE


20 OF 101








SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Power (1 of 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		13 OF 132	
		FIGURE	
		12 OF 101	


















SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Non-GFX Decoupling (2 of 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=08/24/2009	
PAGE TITLE		PCH SATA/PCIE/CLK/LPC/SPI	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 132
II NOT TO REPRODUCE OR COPY IT		FIGURE	27 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

PCH DMI/FDI/Graphics


 Apple Inc.

DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

19 OF 132

28 OF 101








SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

PCH MISC

 Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

21 OF 132

20 OF 101








SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

PCH Grounds

 Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

REVISION

<E4LABEL>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH


<BRANCH>

PAGE

23 OF 132

PAGE

22 OF 101




Current numbers from Ibex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.







# Calpella Processor mini XDP



# Calpella PCH mini XDP



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
eXtended Debug Port (XDP)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
		26 OF 32	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A

D

C

B

A

8

7

6


5


4

3

2


1



SYNC MASTER=K17_MLB		SYNC DATE=06/23/2009	
PAGE TITLE			
Clock (CK505)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	27 OF 132
II NOT TO REPRODUCE OR COPY IT		PAGE	26 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	1 OF 1
IV ALL RIGHTS RESERVED		PAGE	1 OF 1







Page Notes

Power aliases required by this page:  
- =PP1V5\_S0\_MEM\_A  
- =PP1V5\_S3\_MEM\_A  
- =PP0V75\_S0\_MEM\_VTT\_A  
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
- =I2C\_SODIMMA\_SCL  
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

"Factory" (top) slot

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	28 OF 132
II NOT TO REPRODUCE OR COPY IT		REV	28 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

[illegible]



## Page Notes

```
Power aliases required by this page:
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
```

Signal aliases required by this page


- =I2C\_SODIMMB\_SCL
- =I2C\_SODIMMB\_SDA

BOM options provided by this page  
(NONE)


72 67 31 28 7 6 PP1V5\_S3




## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNCH MASTER=MASTER		SYNCH DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
		DRAWING NUMBER <SCH NUM>	
Apple Inc.		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		DATE 31 OF 32 30 OF 31	







D

C

B


A

D

C


B


A






# Caesar IV Support



SYNC MASTER=T27 REF		SYNC DATE=08/26/2009	
FROM TITLE		A	
SecureDigital Card Reader			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<BRANCH> DATE 31 OF 132 31 OF 01	

# USB HUB-1



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U3600,U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/07/2009

USB HUB 1

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


36 OF 132

REV

1.0



USB HUB-2



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

SYNC MASTER=K23F

SYNC DATE=10/06/2009

USB HUB 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
III NOT TO REPRODUCE OR COPY IT  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

31 OF 132

PAGE

36 OF 101










## Page Notes


Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	40 OF 132
		SHEET	38 OF 101
			









## Page Notes

Power aliases required by this page:

- =PPVP\_FW\_PORT1  
- =PP3V3\_FW\_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)




## FireWire PHY Config Straps

Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)

## Termination

Place close to FireWire PHY



Cable Power


CRITICAL  
L4310  
FERR-250-OHM Note: Trace PPVP\_FW\_PORT1 must handle up to 5A  
MIN LINE WIDTH=0.5 mm  
MIN NECK WIDTH=0.25 mm  
VOLTAGE=33V

PORT 1  
BILINGUAL


CRITICAL  
J4310  
1394B-M97  
F-RT-TH

514S0605

AREF needs to be isolated from all local grounds per 1394b spec  
When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)  
BREF should be hard-connected to logic ground for speed signaling and connection

SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
FireWire Ports			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	43 OF 132
II NOT TO REPRODUCE OR COPY IT		FIGURE	4 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







Port Power Switch

Left USB Port A


USB/SMC Debug Mux

Left USB Port B

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	48 OF 132
		DATE	06/15/2009







NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C


C

B

B


A

A




NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.



SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)


SYNC MASTER-K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	
		SIZE <b>&lt;SCH_NUM&gt;</b>	
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b> PAGE <b>49 OF 32</b> SHEET <b>4 OF 01</b>	





























SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 132
II NOT TO REPRODUCE OR COPY IT		FIGURE	52 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TVP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC\_MANUAL\_RESET LOGIC



TPAD BUTTONS DISABLE



SYNC MASTER=K19\_MLB

SYNC DATE=05/29/2009

WELLSPRING 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE

51 OF 132

FIGURE

1 OF 1





D


C

B


A

## Analog SMS

R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC




Desired orientation when  
placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

PLACE CAPS ON SMS OUTPUT SIGNALS CLOSE TO SMC


Alternate location Analog SMS




Desired orientation when  
placed on board top-side:





Circle indicates pin 1 location when placed in correct orientation

SYNCH MASTER=K19 MLB		SYNCH DATE=05/29/2009	
PAGE TITLE			
Sudden Motion Sensor (SMS)			
 Apple Inc.		DRAWING NUMBER 83426 <SCH_NUM> D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 5a of 32 5 of 91	









SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE		SPI ROM	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 132
		FILE	57 OF 101








```
CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS
```










SYNC_MASTER=K18_AUDIO		SYNC_DATE=07/29/2009	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	68 OF 132
		FILE	60 OF 101








SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE			
AUDIO: JACKS			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






MagSafe DC Power Jack




BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




BATTERY CONNECTOR





SYNC MASTER=K18 POWER		SYNC DATE=06/30/2009	
PAGE TITLE		DC-In & Battery Connectors	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		63 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 101	
IV ALL RIGHTS RESERVED			










SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 132
		SHEET	67 OF 101







Loadline =  $DCR * K * 5.95 / (R7403 * 2\mu A/mV)$   
Loadline = 1.83 mohm


VIMON =  $I_o * DCR * 2\mu A/mV * R7450$   
50 A = 1.00 V


$K = (R7417 || (R7418 + R7419)) / (R7417 || (R7418 + R7419) + R7416) = 0.66$

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		74 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		REV	
IV ALL RIGHTS RESERVED		68 OF 101	









PAGE TITLE		PAGE NUMBER	
SYNCH MASTER-K18 POWER		SYNCH DATE=07/14/2008	
CPUVTTT (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORSBERG AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IY ALL RIGHTS RESERVED.			
		DATE 7/14/08	BY CF 132
		TIME 10:01	

1.2V S3 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Regulator



$$V_{out} = 0.8V * (1 + R_a / R_b)$$

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

D

C

B







A

D

C

B

A



## ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")

NOTE: S3 term is guaranteed by source of R7920 & Q7920, MUST BE S3 RAIL.

## 3.3V ENET FET

CRITICAL  
Q7922  
NTR4101P  
SOT-23-HF

EXT GPU PWRGD Pullup

Q7995  
SSM3K15FV  
SOD-VESM-HF

## WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.

GPU Rail Sequencing

GT216 GPU requires rails to come up in the following order:


1) 1.05V 2) GPU 3V3 3) GPU Vcore 4) GDDR3 1V8


3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



SYNC MASTER=K17 REF	SYNC DATE=06/15/2009
PAGE TITLE	
Power Control	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
REVISION <E4LABEL>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH <BRANCH>	
PAGE 73 OF 132	
FIGURE 1 OF 1	








Page Notes

Power aliases required by this page:  
- =PPVCORE\_GPU  
- =PPIV8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
NV GT216 CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		81 OF 132	
		75 OF 101	



8

7

6

5

4

3

2

1

## Page Notes

Power aliases required by this page:

- =PPIV2\_GPU\_FBPLLAVIDD  
- =PPIV8\_GPU\_FBIO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

OMIT

U8000

NV-GT216

BGA

(3 OF 9)

OMIT

U8000

NV-GT216

BGA

(4 OF 9)

77	FB A DQ<0>	L32	FBA_D00
77	FB A DQ<1>	N33	FBA_D01
77	FB A DQ<2>	L33	FBA_D02
77	FB A DQ<3>	N34	FBA_D03
77	FB A DQ<4>	N35	FBA_D04
77	FB A DQ<5>	P35	FBA_D05
77	FB A DQ<6>	P33	FBA_D06
77	FB A DQ<7>	P34	FBA_D07
77	FB A DQ<8>	K35	FBA_D08
77	FB A DQ<9>	K33	FBA_D09
77	FB A DQ<10>	K34	FBA_D10
77	FB A DQ<11>	H33	FBA_D11
77	FB A DQ<12>	G34	FBA_D12
77	FB A DQ<13>	G33	FBA_D13
77	FB A DQ<14>	E34	FBA_D14
77	FB A DQ<15>	E33	FBA_D15
77	FB A DQ<16>	G31	FBA_D16
77	FB A DQ<17>	F30	FBA_D17
77	FB A DQ<18>	G30	FBA_D18
77	FB A DQ<19>	G32	FBA_D19
77	FB A DQ<20>	K30	FBA_D20
77	FB A DQ<21>	K32	FBA_D21
77	FB A DQ<22>	H30	FBA_D22
77	FB A DQ<23>	K31	FBA_D23
77	FB A DQ<24>	L31	FBA_D24
77	FB A DQ<25>	L30	FBA_D25
77	FB A DQ<26>	M32	FBA_D26
77	FB A DQ<27>	N30	FBA_D27
77	FB A DQ<28>	M30	FBA_D28
77	FB A DQ<29>	P31	FBA_D29
77	FB A DQ<30>	R32	FBA_D30
77	FB A DQ<31>	R30	FBA_D31
77	FB A DQ<32>	AG30	FBA_D32
77	FB A DQ<33>	AG32	FBA_D33
77	FB A DQ<34>	AH31	FBA_D34
77	FB A DQ<35>	AF31	FBA_D35
77	FB A DQ<36>	AF30	FBA_D36
77	FB A DQ<37>	AE30	FBA_D37
77	FB A DQ<38>	AC32	FBA_D38
77	FB A DQ<39>	AD30	FBA_D39
77	FB A DQ<40>	AH33	FBA_D40
77	FB A DQ<41>	AL31	FBA_D41
77	FB A DQ<42>	AL33	FBA_D42
77	FB A DQ<43>	AL33	FBA_D43
77	FB A DQ<44>	AK30	FBA_D44
77	FB A DQ<45>	AK32	FBA_D45
77	FB A DQ<46>	AL30	FBA_D46
77	FB A DQ<47>	AH30	FBA_D47
77	FB A DQ<48>	AH33	FBA_D48
77	FB A DQ<49>	AH35	FBA_D49
77	FB A DQ<50>	AH34	FBA_D50
77	FB A DQ<51>	AH32	FBA_D51
77	FB A DQ<52>	AJ35	FBA_D52
77	FB A DQ<53>	AL35	FBA_D53
77	FB A DQ<54>	AM34	FBA_D54
77	FB A DQ<55>	AM35	FBA_D55
77	FB A DQ<56>	AF33	FBA_D56
77	FB A DQ<57>	AE32	FBA_D57
77	FB A DQ<58>	AE34	FBA_D58
77	FB A DQ<59>	AE35	FBA_D59
77	FB A DQ<60>	AE34	FBA_D60
77	FB A DQ<61>	AE33	FBA_D61
77	FB A DQ<62>	AB32	FBA_D62
77	FB A DQ<63>	AC35	FBA_D63

FBA_CMD0	V32	FB A LMA<4>	77	98
FBA_CMD1	W31	FB A RAS L	77	98
FBA_CMD2	U31	FB A LMA<5>	77	98
FBA_CMD3	Y32	FB A BA<1>	77	98
FBA_CMD4	AB35	FB A UMA<2>	77	98
FBA_CMD5	AB34	FB A UMA<4>	77	98
FBA_CMD6	W35	FB A UMA<3>	77	98
FBA_CMD7	W33	FB A UCKE	77	98
FBA_CMD8	W30	FB A UCS0 L	77	98
FBA_CMD9	T34	FB A MA<11>	77	98
FBA_CMD10	T35	FB A LCAS L	77	98
FBA_CMD11	AB31	FB A WE L	77	98
FBA_CMD12	Y30	FB A BA<0>	77	98
FBA_CMD13	Y34	FB A UMA<5>	77	98
FBA_CMD14	W32	FB A MA<12>	77	98
FBA_CMD15	AA30	FB A DRAM RST	77	98
FBA_CMD16	AA32	FB A MA<7>	77	98
FBA_CMD17	Y33	FB A MA<10>	77	98
FBA_CMD18	U32	FB A LCKE	77	98
FBA_CMD19	Y31	FB A MA<0>	77	98
FBA_CMD20	U34	FB A MA<9>	77	98
FBA_CMD21	Y35	FB A MA<6>	77	98
FBA_CMD22	W34	FB A LMA<2>	77	98
FBA_CMD23	V30	FB A MA<8>	77	98
FBA_CMD24	U35	FB A LMA<3>	77	98
FBA_CMD25	U30	FB A MA<1>	77	98
FBA_CMD26	U33	NC FBA MA<13>	80	
FBA_CMD27	AB30	FB A BA<2>	77	98
FBA_CMD28	AB33	NC FB A UCS1 L	80	
FBA_CMD29	T33	FB A LCS0 L	77	98
FBA_CMD30	W29	NC FB A LCS1 L	80	
FBA_CLK0	T32	FB A CLK P<0>	77	98
FBA_CLK0*	T31	FB A CLK N<0>	77	98
FBA_CLK1	AC31	FB A CLK P<1>	77	98
FBA_CLK1*	AC30	FB A CLK N<1>	77	98







FBA_DQM0	P32	FB A DOM L<0>	77	98
FBA_DQM1	H34	FB A DOM L<1>	77	98
FBA_DQM2	J30	FB A DOM L<2>	77	98
FBA_DQM3	P30	FB A DOM L<3>	77	98
FBA_DQM4	AF32	FB A DOM L<4>	77	98
FBA_DQM5	AL32	FB A DOM L<5>	77	98
FBA_DQM6	AL34	FB A DOM L<6>	77	98
FBA_DQM7	AF35	FB A DOM L<7>	77	98

FBA_DQS_RN0	L35	FB A RDQS<0>	77	98
FBA_DQS_RN1	G35	FB A RDQS<1>	77	98
FBA_DQS_RN2	H31	FB A RDQS<2>	77	98
FBA_DQS_RN3	N32	FB A RDQS<3>	77	98
FBA_DQS_RN4	AD32	FB A RDQS<4>	77	98
FBA_DQS_RN5	AJ31	FB A RDQS<5>	77	98
FBA_DQS_RN6	AJ35	FB A RDQS<6>	77	98
FBA_DQS_RN7	AC34	FB A RDQS<7>	77	98


FBA_DQS_WP0	L34	FB A WDQS<0>	77	98
FBA_DQS_WP1	H35	FB A WDQS<1>	77	98
FBA_DQS_WP2	J32	FB A WDQS<2>	77	98
FBA_DQS_WP3	N31	FB A WDQS<3>	77	98
FBA_DQS_WP4	AE31	FB A WDQS<4>	77	98
FBA_DQS_WP5	AJ32	FB A WDQS<5>	77	98
FBA_DQS_WP6	AJ34	FB A WDQS<6>	77	98
FBA_DQS_WP7	AC33	FB A WDQS<7>	77	98

FB_DLLAVDD	AQ27	PPIV1 GPU FBPLLAVIDD F		
FB_PLLAVIDD	AE27			

FBA_DEBUG	T30	FB A UCAS L	77	98
FB_CAL_PD_VDDQ	K27	FBCAL PD VDDQ		
FB_CAL_PU_GND	L27	FBCAL PU GND		
FB_CAL_TERM_GND	M27	FBCAL TERM GND		



98	FB B DQ<0>	B13	FBC_D00
98	FB B DQ<1>	D13	FBC_D01
98	FB B DQ<2>	A13	FBC_D02
98	FB B DQ<3>	A14	FBC_D03
98	FB B DQ<4>	C16	FBC_D04
98	FB B DQ<5>	B16	FBC_D05
98	FB B DQ<6>	A17	FBC_D06
98	FB B DQ<7>	D16	FBC_D07
98	FB B DQ<8>	C13	FBC_D08
98	FB B DQ<9>	B11	FBC_D09
98	FB B DQ<10>	C11	FBC_D10
98	FB B DQ<11>	A11	FBC_D11
98	FB B DQ<12>	C10	FBC_D12
98	FB B DQ<13>	C8	FBC_D13
98	FB B DQ<14>	B8	FBC_D14
98	FB B DQ<15>	A8	FBC_D15
98	FB B DQ<16>	E8	FBC_D16
98	FB B DQ<17>	F8	FBC_D17
98	FB B DQ<18>	F10	FBC_D18
98	FB B DQ<19>	F9	FBC_D19
98	FB B DQ<20>	F12	FBC_D20
98	FB B DQ<21>	D8	FBC_D21
98	FB B DQ<22>	D11	FBC_D22
98	FB B DQ<23>	E11	FBC_D23
98	FB B DQ<24>	D12	FBC_D24
98	FB B DQ<25>	E13	FBC_D25
98	FB B DQ<26>	E13	FBC_D26
98	FB B DQ<27>	F14	FBC_D27
98	FB B DQ<28>	F15	FBC_D28
98	FB B DQ<29>	E16	FBC_D29
98	FB B DQ<30>	F16	FBC_D30
98	FB B DQ<31>	F17	FBC_D31
98	FB B DQ<32>	D29	FBC_D32
98	FB B DQ<33>	E27	FBC_D33
98	FB B DQ<34>	E28	FBC_D34
98	FB B DQ<35>	E28	FBC_D35
98	FB B DQ<36>	D26	FBC_D36
98	FB B DQ<37>	E25	FBC_D37
98	FB B DQ<38>	D24	FBC_D38
98	FB B DQ<39>	E25	FBC_D39
98	FB B DQ<40>	E32	FBC_D40
98	FB B DQ<41>	E32	FBC_D41
98	FB B DQ<42>	D33	FBC_D42
98	FB B DQ<43>	E31	FBC_D43
98	FB B DQ<44>	C33	FBC_D44
98	FB B DQ<45>	E29	FBC_D45
98	FB B DQ<46>	D30	FBC_D46
98	FB B DQ<47>	E29	FBC_D47
98	FB B DQ<48>	B29	FBC_D48
98	FB B DQ<49>	C31	FBC_D49
98	FB B DQ<50>	C29	FBC_D50
98	FB B DQ<51>	B31	FBC_D51
98	FB B DQ<52>	C32	FBC_D52
98	FB B DQ<53>	B32	FBC_D53
98	FB B DQ<54>	B35	FBC_D54
98	FB B DQ<55>	B34	FBC_D55
98	FB B DQ<56>	A29	FBC_D56
98	FB B DQ<57>	B28	FBC_D57
98	FB B DQ<58>	A28	FBC_D58
98	FB B DQ<59>	C28	FBC_D59
98	FB B DQ<60>	C26	FBC_D60
98	FB B DQ<61>	D25	FBC_D61
98	FB B DQ<62>	B25	FBC_D62
98	FB B DQ<63>	A25	FBC_D63



FBC_CMD0	C17	FB B LMA<4>	78	98
FBC_CMD1	B19	FB B RAS L	78	98
FBC_CMD2	D18	FB B LMA<5>	78	98
FBC_CMD3	F21	FB B BA<1>	78	98
FBC_CMD4	A23	FB B UMA<2>	78	98
FBC_CMD5	D21	FB B UMA<4>	78	98
FBC_CMD6	B23	FB B UMA<3>	78	98
FBC_CMD7	E20	FB B UCKE	78	98
FBC_CMD8	G21	FB B UCS0 L	78	98
FBC_CMD9	F19	FB B MA<11>	78	98
FBC_CMD10	F20	FB B LCAS L	78	98
FBC_CMD11	E23	FB B WE L	78	98
FBC_CMD12	A22	FB B BA<0>	78	98
FBC_CMD13	C22	FB B UMA<5>	78	98
FBC_CMD14	B17	FB B MA<12>	78	98
FBC_CMD15	F24	FB B DRAM RST	78	98
FBC_CMD16	C25	FB B MA<7>	78	98
FBC_CMD17	E22	FB B MA<10>	78	98
FBC_CMD18	C20	FB B LCKE	78	98
FBC_CMD19	E22	FB B MA<0>	78	98
FBC_CMD20	A19	FB B MA<9>	78	98
FBC_CMD21	D22	FB B MA<6>	78	98
FBC_CMD22	D20	FB B LMA<2>	78	98
FBC_CMD23	E19	FB B MA<8>	78	98
FBC_CMD24	D19	FB B LMA<3>	78	98
FBC_CMD25	F18	FB B MA<1>	78	98
FBC_CMD26	C19	NC FBB MA<13>	80	
FBC_CMD27	F22	FB B BA<2>	78	98
FBC_CMD28	C23	NC FB B UCS1 L	80	
FBC_CMD29	B20	FB B LCS0 L	78	98
FBC_CMD30	A20	NC FB B LCS1 L	80	
FBC_CLK0	E17	FB B CLK P<0>	78	98
FBC_CLK0*	D17	FB B CLK N<0>	78	98
FBC_CLK1	D23	FB B CLK P<1>	78	98
FBC_CLK1*	E23	FB B CLK N<1>	78	98


FBC_DQM0	A16	FB B DQM L<0>	78	98
FBC_DQM1	D10	FB B DQM L<1>	78	98
FBC_DQM2	F11	FB B DQM L<2>	78	98
FBC_DQM3	D15	FB B DQM L<3>	78	98
FBC_DQM4	D27	FB B DQM L<4>	78	98
FBC_DQM5	D34	FB B DQM L<5>	78	98
FBC_DQM6	A34	FB B DQM L<6>	78	98
FBC_DQM7	D28	FB B DQM L<7>	78	98

BC_DQS_RN0	B14	FB B RDQS<0>	78	98
BC_DQS_RN1	B10	FB B RDQS<1>	78	98
BC_DQS_RN2	D9	FB B RDQS<2>	78	98
BC_DQS_RN3	E14	FB B RDQS<3>	78	98
BC_DQS_RN4	E26	FB B RDQS<4>	78	98
BC_DQS_RN5	D31	FB B RDQS<5>	78	98
BC_DQS_RN6	A31	FB B RDQS<6>	78	98
BC_DQS_RN7	A26	FB B RDQS<7>	78	98














## Page Notes

```
Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PPiV2_GPU_PLLVDD
- =PPiV2_GPU_H_PLLVDD
- =PPiV2_GPU_VID_PLLVDD
```


Signal aliases required by this page:

BOM options provided by this page:  
(NONE)




SYNC MASTER=K17 REF SYNC DATE=06/15/2009


PAGE TITLE  
NV GT216 GPIO/MIO/MISC

 Apple Inc.	DRAWING NUMBER	SIZE
	<SCH_NUM>	D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF AT&T COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED










## GPU VCore Regulator



## GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

## K18 Default Vcore Setpoints

BOM_GROUP	BOM_OPTIONS
GPUVID_0P75V	GPUVID4_1,GPUVID3_0,GPUVID2_1,GPUVID1_0,GPUVID0_1
GPUVID_0P82V	GPUVID4_1,GPUVID3_0,GPUVID2_0,GPUVID1_1,GPUVID0_0
GPUVID_0P90V	GPUVID4_0,GPUVID3_1,GPUVID2_1,GPUVID1_1,GPUVID0_1

D

C

B


A

D


C

B


A



518S0651

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
LVDS Display Connector		Connector	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	91 OF 132
II NOT TO REPRODUCE OR COPY IT		FIGURE	83 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





# Port Power Switch

D

C

B


A


D

C


B

A




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		94 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		REV	
IV ALL RIGHTS RESERVED		85 OF 101	







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0336	1	RES,1/16W,16.9K,1%,0402,LF	R9588		FB1V35
114S0357	1	RES,1/16W,27.4K,1%,0402,LF	R9589		FB1V35


FB VDD	
FBVDD_ALTVO	Regulator Output
0	1.35 / 1.55 V
1	1.80 V

SYNC MASTER=K18 POWER		SYNC DATE=06/26/2009	
PAGE TITLE			
1V8 / 1V55 FB Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	98 OF 132
II NOT TO REPRODUCE OR COPY IT		REV	86 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










SYNC MASTER=K19\_MLB

SYNC DATE=05/29/2009

LCD Backlight Support

 Apple Inc.

DRAWING NUMBER

<SCH\_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

98 OF 132

PAGE

89 OF 101





8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING\_RULE\_SET

LAYER

LINE-TO-LINE SPACING

WEIGHT

MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_QS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_QS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_QS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_QS	MEM_CLK	*	MEM_QS2MEM
MEM_QS	MEM_CTRL	*	MEM_QS2MEM
MEM_QS	MEM_CMD	*	MEM_QS2MEM
MEM_QS	MEM_DATA	*	MEM_QS2MEM
MEM_QS	MEM_QS	*	MEM_QS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_QS	*	*	MEM_20OTHER

Need to support MEM\_\*-style wildcards!

DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.

CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from procesor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	11 28
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS_L<3..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS_L	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS_L	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE_L	11 28
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 29
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 29
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 29
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 29
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28 29
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 29
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 29
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 29
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DM<0>	11 28 29
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DM<1>	11 29
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DM<2>	11 29
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DM<3>	11 29
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DM<4>	11 29
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DM<5>	11 29
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DM<6>	11 29
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DM<7>	11 29
MEM_A_DQS0	MEM_85D	MEM_QS	MEM A DQS P<0>	11 28 29
MEM_A_DQS0	MEM_85D	MEM_QS	MEM A DQS N<0>	11 28 29
MEM_A_DQS1	MEM_85D	MEM_QS	MEM A DQS P<1>	11 29
MEM_A_DQS1	MEM_85D	MEM_QS	MEM A DQS N<1>	11 29
MEM_A_DQS2	MEM_85D	MEM_QS	MEM A DQS P<2>	11 29
MEM_A_DQS2	MEM_85D	MEM_QS	MEM A DQS N<2>	11 29
MEM_A_DQS3	MEM_85D	MEM_QS	MEM A DQS P<3>	11 29
MEM_A_DQS3	MEM_85D	MEM_QS	MEM A DQS N<3>	11 29
MEM_A_DQS4	MEM_85D	MEM_QS	MEM A DQS P<4>	11 29
MEM_A_DQS4	MEM_85D	MEM_QS	MEM A DQS N<4>	11 29
MEM_A_DQS5	MEM_85D	MEM_QS	MEM A DQS P<5>	11 29
MEM_A_DQS5	MEM_85D	MEM_QS	MEM A DQS N<5>	11 29
MEM_A_DQS6	MEM_85D	MEM_QS	MEM A DQS P<6>	11 29
MEM_A_DQS6	MEM_85D	MEM_QS	MEM A DQS N<6>	11 29
MEM_A_DQS7	MEM_85D	MEM_QS	MEM A DQS P<7>	11 29
MEM_A_DQS7	MEM_85D	MEM_QS	MEM A DQS N<7>	11 29
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	11 30
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS_L<3..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS_L	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS_L	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE_L	11 30
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 28 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 29
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 29
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DM<0>	11 29 30
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DM<1>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DM<2>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DM<3>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DM<4>	11 29
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DM<5>	11 29
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DM<6>	11 29
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DM<7>	11 29
MEM_B_DQS0	MEM_85D	MEM_QS	MEM B DQS P<0>	11 29 30
MEM_B_DQS0	MEM_85D	MEM_QS	MEM B DQS N<0>	11 29 30
MEM_B_DQS1	MEM_85D	MEM_QS	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_QS	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_QS	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_QS	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_QS	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_QS	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_QS	MEM B DQS P<4>	11 29
MEM_B_DQS4	MEM_85D	MEM_QS	MEM B DQS N<4>	11 29
MEM_B_DQS5	MEM_85D	MEM_QS	MEM B DQS P<5>	11 29
MEM_B_DQS5	MEM_85D	MEM_QS	MEM B DQS N<5>	11 29
MEM_B_DQS6	MEM_85D	MEM_QS	MEM B DQS P<6>	11 29
MEM_B_DQS6	MEM_85D	MEM_QS	MEM B DQS N<6>	11 29
MEM_B_DQS7	MEM_85D	MEM_QS	MEM B DQS P<7>	11 29
MEM_B_DQS7	MEM_85D	MEM_QS	MEM B DQS N<7>	11 29

101 OF 132

32 OF 101

1

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

101 OF 132

32 OF 101

1

Eleto-X

7

6

5

4

3

2

1



8

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=3x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.8

7

6

5

4

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8 84
DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH P	8 18 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH N	8 18 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAN<3>	8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKP	6 8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKN	6 8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA N<2..0>	18 87
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAP<3>	8 18
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAN<3>	8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	17 42
SATA_90D	SATA		SATA HDD R2D C N	17 42
SATA_90D	SATA		SATA HDD R2D P	6 42
SATA_90D	SATA		SATA HDD R2D N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	17 42
SATA_90D	SATA		SATA HDD D2R N	17 42
SATA_90D	SATA		SATA HDD D2R C P	6 42
SATA_90D	SATA		SATA HDD D2R C N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	17 42
SATA_90D	SATA		SATA ODD R2D C N	17 42
SATA_90D	SATA		SATA ODD R2D P	6 42
SATA_90D	SATA		SATA ODD R2D N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	17 42
SATA_90D	SATA		SATA ODD D2R N	17 42
SATA_90D	SATA		SATA ODD D2R C P	6 42
SATA_90D	SATA		SATA ODD D2R C N	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV IN P	42
SATA_90D	SATA		SATA HDD R2D RDRV IN N	42
SATA_90D	SATA		SATA HDD R2D RDRV OUT P	42
SATA_90D	SATA		SATA HDD R2D RDRV OUT N	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV IN P	42
SATA_90D	SATA		SATA HDD D2R RDRV IN N	42
SATA_90D	SATA		SATA HDD D2R RDRV OUT P	42
SATA_90D	SATA		SATA HDD D2R RDRV OUT N	42
PCH_SATA_ICOMP		SATA_ICOMP	PCH SATAICOMP	17
USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P	19 35
USB_85D	USB		USB HUB1 UP N	19 35
USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P	19 36
USB_85D	USB		USB HUB2 UP N	19 36
USB_EXT_A	USB_85D	USB	USB EXT_A P	36 43
USB_85D	USB		USB EXT_A N	36 43
USB_EXT_B	USB_85D	USB	USB EXT_B P	36 43
USB_85D	USB		USB EXT_B N	36 43
USB_EXT_C	USB_85D	USB	USB EXT_C P	8 35
USB_85D	USB		USB EXT_C N	8 35
USB_EXT_D	USB_85D	USB	USB EXT_D P	
USB_85D	USB		USB EXT_D N	
USB_MINI	USB_85D	USB	USB MINI P	
USB_85D	USB		USB MINI N	
USB_WM	USB_85D	USB	USB WM P	
USB_85D	USB		USB WM N	
USB_CAMERA	USB_85D	USB	USB CAMERA CONN P	6 33
USB_85D	USB		USB CAMERA CONN N	6 33
USB_BT	USB_85D	USB	USB BT P	33 36
USB_85D	USB		USB BT N	33 36
USB_TP_A	USB_85D	USB	USB TPAD P	36 53
USB_85D	USB		USB TPAD N	36 53
USB_IR	USB_85D	USB	USB IR P	35 44
USB_85D	USB		USB IR N	35 44
USB_SDCARD	USB_85D	USB	USB SDCARD P	8 34 36
USB_85D	USB		USB SDCARD N	8 34 36
USB_BRCRYPT	USB_85D	USB	USB BRCRYPT P	19 101
USB_85D	USB		USB BRCRYPT N	19 101
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH USB RBIAS	19
PCH_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M_PCH P	17 26
CLK_PCIE_90D	CLK_PCIE		PCIE CLK100M_PCH N	17 26
CLK_PCIE_90D	CLK_PCIE		FSB CLK133M_PCH P	17 26
CLK_PCIE_90D	CLK_PCIE		FSB CLK133M_PCH N	17 26
CLK_PCIE_90D	CLK_PCIE		PCH CLK96M_DOT P	17 26
CLK_PCIE_90D	CLK_PCIE		PCH CLK96M_DOT N	17 26
PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M_SATA P	17 26
PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M_SATA N	17 26
CPU_50S	CLK_PCIE		PCH CLK14P3M_REFCLK	17 26
CPU_50S	CLK_PCIE		PCH CLK33M_PCIIN	17 27
GFX_CLK_DLLSS	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M_DLLSS_P	10 17
GFX_CLK_DLLSS	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M_DLLSS_N	10 17

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4


3

2

</







FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	NC FW0 TPAP	6 39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPAN	39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBP	6 39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBN	6 39 41
FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA P	39 40 41
FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA N	39 40 41
FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB P	39 40 41
FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB N	39 40 41
Port 2 Not Used				

SYNC MASTER=K17\_REF

SYNC DATE=06/15/2009

FireWire Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>


BRANCH

<BRANCH>

105 OF 132

36 OF 101





PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL 6 33 45 48 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA 6 33 45 48 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL 45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA 45 48 51
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL 45 48 51 81
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA 45 48 51 81
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL 6 45 48 64 65
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA 6 45 48 64 65
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL 45 48 56
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA 45 48 56


SMBus Charger Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P 65
	1TO1_DIFFPAIR		CHGR_CSI_N 65
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P 65
	1TO1_DIFFPAIR		CHGR_CSO_N 65

SYNC\_MASTER=K17\_REF

SYNC\_DATE=06/15/2009

SMC Constraints

 Apple Inc.

DRAWING\_NUMBER<SCH\_NUM>

SIZE D

REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE 106 OF 132

PAGE 27 OF 101







8

7

6

5

4

3

2

1

K18 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110\_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

8

7

6

5

4

3

2

1

Electro-V

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

109 OF 32

100 OF 101


SYNC MASTER=K17\_REF


SYNC DATE=06/15/2009

109 OF 32

100 OF 101





SYNC_MASTER=K17_REF		SYNC_DATE=06/15/2009	
PAGE TITLE			
BluRay Decrypter Card Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		132 OF 132	
		101 OF 101	